

DRIVING METHOD OF PLASMA DISPLAY PANEL

BACKGROUND OF THE INVENTIONField of the Invention

[0001] The present invention relates to a plasma display panel, and more particularly, to a driving method of a plasma display panel for improving a picture quality.

0 Description of the Related Art

[0002] Plasma display panel (hereinafter referred to as "PDP") generally displays an image including character or graphic by generating light from fluorescent substance using ultraviolet rays with a wavelength of 147 nm, which is generated during a gas discharge of an inert mixture gas, such as He+Xe, Ne+Xe, He+Ne+Xe or the like. This PDP has easy slimness and large-sized characteristics, and provides a greatly improved picture quality thanks to the recent technology development. Especially, three-electrode alternating current (AC) surface discharge type PDP has advantages of a low voltage operation and a long life since wall charges stored on a surface in the course of discharge protect electrodes from sputtering generated by the discharge.

[0003] FIG. 1 is a view illustrating a discharge cell of a conventional three-electrode AC surface discharge type plasma display panel.

[0004] Referring to FIG. 1, a discharge cell of the three-electrode AC surface discharge type PDP includes a scan electrode (Y) and a sustain electrode (Z) formed on an upper substrate 10, and an address electrode (X) formed on a lower substrate 18. Each of the scan electrode (Y) and the sustain electrode (Z) includes transparent electrodes 12Y and 12Z and metal bus electrodes 13Y and 13Z having line widths narrower than line widths of the transparent electrodes 12Y and 12Z formed at one-sided edge regions of the transparent electrodes 12Y and 12Z.

[0005] The transparent electrodes 12Y and 12Z are generally formed of Indium-Tin-Oxide (hereinafter, referred to as 'ITO') on the upper substrate 10. The metal bus electrodes 13Y and 13Z are generally formed of chrome (Cr) on the transparent electrodes 12Y and 12Z to function to reduce a voltage drop caused by the transparent electrodes 12Y and 12Z having high resistance. An upper dielectric layer 14 and a passivation film 16 are layered on the upper substrate 10 having the scan electrode (Y) and the sustain electrode (Z) formed in parallel with each other. The wall charge generated at the time of plasma discharge is stored in the upper dielectric layer 14. The passivation film 16 prevents the upper dielectric layer 14 from being damaged due to the sputtering generating at the time of the plasma discharge and also, enhances an emission efficiency of a secondary electron. Magnesium oxide (MgO) is generally used as the passivation film 16. A lower dielectric layer 22 and a barrier 24 are formed on

the lower substrate 18 having the address electrode (X), and a fluorescent layer 26 is coated on a surface of the lower dielectric layer 22 and the barrier 24. The address electrode (X) is formed in a direction of crossing with the scan electrode (Y) and the sustain electrode (Z). The barrier 24 is formed in parallel with the address electrode (X) to prevent the visible ray and the ultraviolet ray caused by the discharge from being leaked to an adjacent discharge cell. The fluorescent layer 26 is excited by the ultraviolet ray generated due to the plasma discharge to radiate any one visible ray of red, green or blue. The inert mixture gas for the discharge such as He+Xe, Ne+Xe, He+Ne+Xe and the like is injected into a discharge space of the discharge cell provided between the upper/lower substrates 10 and 18 and the barrier 24.

15 [0006] In the above three-electrode AC surface discharge type PDP, one frame is divided into several sub-fields having different times of light-emitting (for example, the number of a sustain pulse) so as to realize a gray level of the image. Each of the sub-fields is again divided into a reset period during
20 which the discharge is uniformly generated, an address period during which the discharge cell is selected, and the sustain period during which the gray level is embodied depending on discharge times. For example, in case that the image is expressed using a 256 gray level as in FIG. 2, a frame period
25 (16.67ms) corresponding to 1/60 second is divided into eight sub-

fields (SF1 to SF8). Also, each of the eight sub-fields (SF1 to SF8) is again divided into a reset period, an address period and a sustain period. Herein, the reset and address periods of each sub-field are identical every sub-field, whileas the sustain
5 period is increased in a ratio of 2^n ($n=0, 1, 2, 3, 4, 5, 6, 7$) at each of the sub-fields. As described above, brightness weighting values different from one another every sub-field are combined to embody a certain gray level.

[0007] On the other hand, the conventional PDP can control
0 the number of the sustain pulse depending on an Average Picture Level (hereinafter, referred to as "APL") such that a consumption power can be constantly processed.

[0008] FIG. 3 is a general graph illustrating the number of the sustain pulse depending on the APL.

5 [0009] Referring to FIG. 3, since brightness is determined depending on the number of the sustain pulse, if a total number of the sustain pulse is made identical in cases that an average brightness is dark and bright, the PDP has several drawbacks of a picture quality deterioration, a power consumption, a panel
0 damage and the like. For example, a contrast is decreased in case that the number of the sustain pulse is set to be small for all inputted images. Further, in case that the number of the sustain pulse is set to be large for all inputted images, the PDP has an advantage in that the brightness is bright and the
5 contrast is increased even at a dark image, but the panel can be

damaged due to an increased consumption power and an elevated temperature of the panel. Accordingly, it is required to properly adjust the total number of the sustain pulse depending on the average brightness of the inputted image. Herein, the number of the sustain pulse is abruptly increased in a range of gray level having a relative low APL, and is decreased in a range of gray level having a relative high APL. Accordingly, the number of the sustain pulse is abruptly varied in the range of gray level having the relative low APL.

10 [0010] FIG. 4 is a view illustrating a voltage waveform representing a conventional driving method of the PDP.

[0011] Referring to FIG. 4, the sub-field (SF) included in one frame of the PDP is divided for an operation into the reset period (RPD), the address period (APD) and the sustain period
15 (SPD).

[0012] A reset pulse (RP) is supplied to the scan electrode (Y) during the reset period (RPD). The reset pulse (RP) having a ramp wave format is in a way of increasing voltage during a set-up period and decreasing the voltage during a set-down period.
20 In the set-up period during which the voltage is gradually increased, a plurality of minute set-up discharges is generated to form the wall charge in the upper dielectric layer. Continuously, in the set-down period during which the voltage is gradually decreased, unnecessary charged particles are partially
25 removed due to a plurality of minute set-down charges such that

the wall charge is decreased as much as a next address discharge is helped without an erroneous discharge. A positive-polar (+) direct-current voltage is supplied to the sustain electrode (Z) during the set-down period. Since the reset pulse (RP) is
5 supplied gradually attenuating with respect to the positive-polar (+) direct-current voltage, the scan electrode (Y) has a relative negative polarity (-) with respect to the sustain electrode (Z), that is, polarity is inverted at the time of set-down thereby causing the wall charges generated at the time of set-up to be
10 decreased.

[0013] During the address period (APD), a scan pulse (SP) having a negative-polar (-) scan voltage (V_y) is supplied to the scan electrode (Y) and at the same time, a positive-polar (+) data pulse (DP) is supplied to the address electrode (X) thereby
15 causing the address discharge. The wall charge formed due to the address discharge is maintained during a period during which other discharge cells are addressed.

[0014] During the sustain period (SPD), a triggering pulse (TP) is supplied to the scan electrode (Y) such that a sustain
20 discharge is initiated at the discharge cells where enough wall charges are formed during the address period (APD). Next, sustain pulses (SUSP_z and SUSP_y) corresponding to the sustain voltage (V_s) are alternatively supplied to the sustain electrode (Z) and the scan electrode (Y) such that the sustain discharge is
25 maintained during the sustain period (SPD).

[0015] During an erase period (EPD) following the sustain period (SPD), an erase pulse (EP) is supplied to the sustain electrode (Z) thereby stopping the maintained discharge. The erase pulse has the ramp wave format to provide small-sized
5 light-emitting, or a short pulse width of about 1 μ s for a discharge erase. The charged particles are erased using a short erase discharge caused by the erase pulse (EP), to thereby stop the discharge.

[0016] On the other hand, in the conventional art, the reset
10 period (RPD) and the address period (APD) are identical every sub-field within one frame, whileas the sustain period (SPD) is increased in the ratio of $2n$ ($n=0, 1, 2, 3, 4, 5, 6, 7$) at each of the sub-fields. Since the sustain period (SPD) is different at each of the sub-fields as described above, the gray level of
15 the image can be embodied. However, since the frames are identically arranged every vertical synchronous signal as in FIG. 5, the gray level is limitedly expressed. In FIG. 5, the number of the sub-field is 12, and the number of the sub-field can be variously varied depending on the gray level to be embodied.

[0017] Accordingly, in order to overcome a limitation in
20 expressing the gray level, it has been proposed that two frames of FIGs. 6A and 6B be alternatively arranged every vertical synchronous signal. For example, the sub-fields are arranged at an odd frame (or an even frame) in a weighted value ratio of 1, 6,
25 13, 23, 35, 51, 70, 91, 116, 145, 176 and 211 as in FIG. 6A, and

the sub-fields are arranged at the even frame (or the odd frame) in a weighted value ratio of 4, 9, 18, 29, 43, 60, 80, 103, 130, 160, 193 and 109 as in FIG. 6B. In case that the odd frame and the even frame having the different brightness weighting value of each sub-field are alternatively used every vertical synchronous signal (Vsync), an expression degree of the gray level can be increased at least twice as much as the case where the frames having the same brightness weighting value of each sub-field are arranged. At this time, the brightness weighting values of the sub-field should be set to be alternated each other every frame. For example, the brightness weighting values of the odd frame and the even frame can be set to be alternated such as 1, 4, 6, 9, 13, 18, 23, 29 and the like.

[0018] However, in case that the brightness weighting value is alternatively arranged every frame as described above, there is a drawback in that light-emitting centers of each frame are inconsistent, and a flicker is generated to an extent of being unpleasant to the eye thereby deteriorating the picture quality. That is, when all sub-fields of each frame are turned-on, a light-emitting center of an odd numbered frame is a 211 position of the brightness weighting value, whileas a light-emitting center of an even numbered frame is a 193 position of the brightness weighting value. Accordingly, the positions of the light-emitting centers of both frames are different from each

other thereby causing the flicker and accordingly, critically influencing the picture quality.

[0019] Describing this in detail, in case that two frames having different brightness weighting values are alternatively arranged, a vertical frame blank (hereinafter, referred to as "VFB") period between an n^{th} frame (n) and a $(n+1)^{\text{th}}$ frame (n+1) becomes T1, and a VFB between the $(n+1)^{\text{th}}$ frame (n+1) and a $(n+2)^{\text{th}}$ frame (n+2) becomes T1 as in FIG. 6C. As illustrated in FIG. 6C, it can be understood that T2 is longer than T1. Further, BFBs between the frames are alternatively arranged. At this time, since T1 and T2 are different from each other, the light-emitting centers of respective frames are inconsistent to cause the flicker to the extent of being unpleasant to the eye thereby deteriorating the picture quality.

[0020] On the other hand, a selective write and selective erase (SWSE) driving method has been proposed for reinforcing the expression degree of the gray level. In the above selective write and selective erase driving method, one frame is comprised of at least one selective write sub-field and at least one selective erase sub-field.

[0021] FIG. 7 is a view illustrating a waveform representing a conventional driving method of a selective write and selective erase PDP driven in a 60Hz mode.

[0022] Referring to FIG. 7, one frame of the selective write and selective erase PDP is comprised of at least one selective

write sub-field and at least one selective erase sub-field. At this time, the at least one selective write sub-field can be a selective write duration (SW6 and the like), and the at least one selective erase sub-field can be a selective erase duration (SE1,
5 SE2 and the like).

[0023] Further, the selective write sub-field is divided into a reset period (RPD), an address period (APD), and a sustain period (SPD), and the selective erase sub-field is divided into an address period (APD) and a sustain period (SPD).

10 [0024] Describing this in detail, a set-down waveform ramp pulse (-RP) is sequentially supplied during the reset period (RPD) of the selective write sub-field to scan electrode lines (Y) following a set-up waveform reset pulse (RP). The set-down waveform ramp pulse (-RP) drops to a negative-polar (-) scan
15 reference voltage (-Vw). Further, a positive-polar (+) direct-current voltage is supplied to sustain electrode lines (Z).

[0025] While the positive-polar (+) direct-current voltage is supplied to the sustain electrode lines (Z) during the address period (APD) of the selective write sub-field, a negative-polar
20 (-) selective write scan pulse (SWSP) and a positive-polar (+) selective write data pulse (SWDP) are supplied to each of the scan electrode lines (Y) and the address electrode lines (X) to be synchronized with each other. Continuously, sustain pulses (SUSPy and SUSPz) are alternatively supplied to the scan
25 electrode lines (Y) and the sustain electrode lines (Z) such that

the sustain discharge is generated at a cell turned-on by the address discharge of the selective write sub-field during the sustain period (SPD) of the selective write sub-field.

[0026] The reset period (RPD) of the selective erase sub-field is omitted. During the address period (APD) of the selective erase sub-field, a negative-polar (-) selective erase scan pulse (SESP) and a positive-polar (+) selective erase data pulse (SEDP) are supplied to each of the scan electrode lines (Y) and the address electrode lines (X) to be synchronized with each other. The selective erase scan pulse (SESP) drops to a negative-polar (-) selective erase scan voltage (Ve) higher than the negative-polar (-) scan reference voltage (Vw).

[0027] The sustain pulses (SUSPy and SUSPz) are alternatively supplied to the scan electrode lines (Y) and the sustain electrode lines (Z) such that the sustain discharge is generated at cells not turned-off by the address discharge of the selective erase sub-field (ESF) during the sustain period (SPD) of the selective erase sub-field. In case that a next following sub-field is the selective erase sub-field, the sustain pulse (SUSPy) having a relatively large pulse width is supplied to the scan electrode lines (Y) at the end time of a present selective erase sub-field. Additionally, an erase pulse (not shown) and a ramp signal (not shown) are supplied to the scan electrode lines (Y) and the sustain electrode lines (Z) at the last selective erase

sub-field having the selective write sub-field as the next sub-field to erase the sustain discharge of the turned-on cells.

[0028] FIG. 8 is a view illustrating an example of a sub-field arrangement where the gray level is expressed in a selective write and selective erase way of FIG. 7.

[0029] Referring to FIG. 8, in order to express the gray level, the sub-field from a low gray level to a first 32 gray level is addressed in a selective write way, and remaining sub-fields are addressed in a selective erase way. At this time, in case that a 50Hz driving is performed using the selective write and selective erase way, the flicker is caused by a phenomenon of a relative VFB increase (that is, VFB^* (vertical frame blank at the time of a 60Hz driving) < VFB^{**} (vertical frame blank at the time of the 50Hz driving)). The above flicker is an obstacle in the picture quality. Describing this in detail, in case that it is intended to display the image, South Korea and United States America use the 60Hz mode, that is, the frame period (16.67ms) corresponding 1/60 second. However, Europe, China and the like use a 50Hz mode, that is, a frame period (20ms) corresponding to 1/50 second. At this time, in case that one frame period is 60Hz, the VFB period is VFB^* . However, in case that a signal of the 60Hz mode is applied to the 50Hz mode, the VFB period is VFB^{**} longer than the case of 60Hz. Accordingly, since the VFB^* period of the 60Hz mode is short and the VFB^{**} period of the 50Hz mode is long, in case that the frame of the 60Hz mode is applied to

the 50Hz mode, there is a drawback in that since the VFB period is lengthened thereby causing the phenomenon of inconsistency of the light-emitting centers, the flicker is caused thereby deteriorating the brightness.

5

SUMMARY OF THE INVENTION

[0030] Accordingly, the present invention is directed to a driving method of a plasma display panel that substantially obviates one or more problems due to limitations and disadvantages of the related art.

[0031] An object of the present invention is to provide a driving method of a plasma display panel in which light-emitting centers coincide with one another every frame to improve a picture quality.

15 [0032] Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[0033] To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and
25 broadly described herein, there is provided a driving method of a

plasma display panel characterized in that one frame period of the n^{th} frame or the $(n+1)^{\text{th}}$ frame is variably set such that a brightness expression period can be identically set at the n^{th} frame and the $(n+1)^{\text{th}}$ frame.

5 [0034] At this time, each of the n^{th} frame and the $(n+1)^{\text{th}}$ frame can include: a reset period during which a uniform wall charge is formed at a discharge cell; an address period during which an address discharge is generated to select the discharge cell; and a sustain period during which a sustain discharge is
10 generated in the discharge cell where the address discharge is generated at predetermined times depending on a gray level value.

 [0035] The frame period can be varied by the address period or the sustain period. At this time, the address period varying the frame period can be varied by increase or decrease of a first
15 period during which the wall charge formed during the address period is maintained. Further, the sustain period varying the frame period can be varied by increase or decrease of a second period during which the wall charge formed during the sustain period is maintained.

20 [0036] Additionally, the address period and the sustain period may be differently varied depending on an average picture level (APL).

 [0037] Meanwhile, the frame period is varied by both of the address period and the sustain period.

[0038] In another aspect of the present invention, there is provided a driving method of a plasma display panel characterized in that one frame period of the selective write and selective erase frame driven in the 60Hz mode or the selective write and selective erase frame driven in the 50Hz mode is variably set such that a brightness expression period can be identically set at the selective write and selective erase frame driven in the 60Hz mode and the selective write and selective erase frame driven in the 50Hz mode.

10 [0039] At this time, each of the selective write and selective erase frame driven in the 60Hz mode and the selective write and selective erase frame driven in the 50Hz mode, can include: at least one selective write sub-field having a reset period during which a uniform wall charge is formed at a discharge cell, an address period during which an address discharge is generated to select the discharge cell, and a sustain period during which a sustain discharge is generated in the discharge cell where the address discharge is generated at predetermined times depending on a gray level value; and at least
15 one selective erase sub-field having an address period during which an address discharge is generated to select the discharge cell, and a sustain period during which a sustain discharge is generated at predetermined times depending on a gray level value, at the discharge cells where the address discharge is generated.
20

[0040] The frame period can be varied by at least one period among the address period of the selective write sub-field, the sustain period of the selective write sub-field, the address period of the selective erase sub-field, and the sustain period of the selective erase sub-field. At this time, the address period of the selective write sub-field varying the frame period is varied by increase or decrease of a first period during which the wall charge formed during the address period of the selective write sub-field is maintained. Further, the sustain period of the selective write sub-field varying the frame period can be varied by increase or decrease of a second period during which the wall charge formed during the sustain period of the selective write sub-field is maintained. Further, the address period of the selective erase sub-field varying the frame period can be varied by increase or decrease of a third period during which the wall charge formed during the address period of the selective erase sub-field is maintained.

[0041] Also, the sustain period of the selective erase sub-field varying the frame period is varied by increase or decrease of a fourth period during which the wall charge formed during the sustain period of the selective erase sub-field is maintained.

[0042] The address period of the selective write sub-field, the sustain period of the selective write sub-field, the address period of the selective erase sub-field and the sustain period of

the selective erase sub-field may be differently varied depending on an AVL.

[0043] It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0044] The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle of the invention. In the drawings:

15 [0045] FIG. 1 is a view illustrating a discharge cell of a conventional three-electrode AC surface discharge type plasma display panel;

[0046] FIG. 2 is a view illustrating a general frame comprised of eight sub-fields;

20 [0047] FIG. 3 is a general graph illustrating the number of a sustain pulse depending on an APL (Average Picture Level);

[0048] FIG. 4 is a view illustrating a voltage waveform representing a conventional driving method of a PDP;

[0049] FIG. 5 is a view illustrating a way of arranging a frame according to a conventional driving method of a PDP;

25

[0050] FIGs. 6A and 6B are view illustrating arrangements of frames having different brightness weighting values;

[0051] FIG. 6C is a view illustrating vertical frame blank periods between respective frames being different from one another when frames of FIGs. 6A and 6B are alternatively arranged;

[0052] FIG. 7 is a view illustrating a waveform representing a conventional driving method of a selective write and selective erase PDP driven in a 60Hz mode;

[0053] FIG. 8 is a view illustrating an example of a sub-field arrangement where a gray level is expressed in a selective write and selective erase way of FIG. 7;

[0054] FIG. 9 is a view illustrating a voltage waveform representing a driving method of a PDP according to a first embodiment of the present invention;

[0055] FIG. 10 is a view illustrating vertical frame blank periods between respective frames being identical with one another when a voltage waveform of FIG. 9 is applied;

[0056] FIGs. 11A and 11B are views illustrating wall charges not varied during first and second periods of FIG. 9;

[0057] FIG. 12 is a view illustrating first and second periods of FIG. 9 depending on an AVL;

[0058] FIG. 13 is a view illustrating a voltage waveform representing a driving method of a selective write and selective

erase PDP according to a second embodiment of the present invention;

[0059] FIG. 14A is a view illustrating a frame before a second embodiment of the present invention is applied; and

5 [0060] FIG. 14B is a view illustrating a frame after a second embodiment of the present invention is applied.

DETAILED DESCRIPTION OF THE INVENTION

[0061] Reference will now be made in detail to the preferred
0 embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.

[0062] FIG. 9 is a view illustrating a voltage waveform
15 representing a driving method of a Plasma Display Panel (PDP) according to a first embodiment of the present invention.

[0063] Herein, in the PDP, two frames are alternatively arranged every vertical synchronous signal so as to increase gray level expression.

20 [0064] Referring to FIG. 9, a sub-field (SF) included in one frame of the PDP is divided for an operation into a reset period (RPD), an address period (APD) and a sustain period (SPD).

[0065] A reset pulse (RP) is supplied to a scan electrode (Y) during the reset period (RPD). The reset pulse (RP) having a
25 ramp wave format is in a way of increasing voltage during a set-

up period and decreasing the voltage during a set-down period. During the set-up period during which the voltage is gradually increased, a plurality of minute set-up discharges is generated to form the wall charge in an upper dielectric layer. 5 Continuously, during the set-down period during which the voltage is gradually decreased, unnecessary charged particles are partially removed due to a plurality of minute set-down charges such that the wall charge is decreased as much as a next address discharge is helped without an erroneous discharge. At this time, 10 a positive-polar (+) direct-current voltage is supplied to a sustain electrode (Z) during the set-down period. Since the reset pulse (RP) is supplied gradually attenuating with respect to the positive-polar (+) direct-current voltage, the scan electrode (Y) has a relative negative polarity (-) with respect 15 to the sustain electrode (Z), that is, polarity is inverted at the time of set-down thereby causing the wall charges generated at the time of set-up to be decreased.

[0066] During the address period (APD), a scan pulse (SP) having a negative-polar (-) scan voltage (V_y) is supplied to the 20 scan electrode (Y) and at the same time, a positive-polar (+) data pulse (DP) is supplied to the address electrode (X) thereby causing an address discharge. The wall charge formed due to the address discharge is maintained during a period during which other discharge cells are addressed. At this time, a first 25 period (n_1) of FIG. 9 is variably varied depending on the APL, as

a period during which the scan voltage (V_{sc}) is continuously maintained after the scan pulse (SP) is applied. By doing so, in case that two frames having different brightness weighting values are alternatively arranged to increase the number of the gray level, a flicker caused by inconsistent light-emitting centers is removed. That is, the second period (n_2) is variably varied depending on the APL so as to coincide the light-emitting centers such that the flicker is removed thereby improving brightness.

[0067] Describing this in detail, if the APL is at a low level during the address period (APD), the first period (n_1) is shortened, and if the APL is at a high level, the first period (n_1) is lengthened. That is, since many sustain pulses are generated if the APL is at the low level, the first period (n_1) is shortened, and since a few sustain pulses are generated if the APL is at the high level, the first period (n_1) is lengthened. The address period (APD) of each of the sub-fields is varied by variably varying the first period (n_1) depending on the APL as in FIG. 12. Accordingly, as in FIG. 10, an interval (T_3) of a vertical frame blank (VFB) period between the frames is constantly maintained. That is, periods during which brightness of an n^{th} frame and a $(n+1)^{\text{th}}$ frame are expressed as in FIG. 10 are identically set by varying the address period (APD) of each of the sub-fields. Accordingly, since the light-emitting centers are consistent with one another thereby removing the flicker, the brightness is improved. At this time, the first period (n_1) of

FIG. 9 has a characteristic of not varying the wall charge as in FIG. 11A even though a period of 100 μ s is maintained.

[0068] During the sustain period (SPD), a triggering pulse (TP) is supplied to the scan electrode (Y) such that a sustain discharge is initiated in the discharge cells where enough wall charges are formed during the address period (APD). Next, sustain pulses (SUSPz and SUSPy) corresponding to the sustain voltage (Vs) are alternatively supplied to the sustain electrode (Z) and the scan electrode (Y) such that the sustain discharge is maintained during the sustain period (SPD). At this time, a second period (n2) of FIG. 9 is variably varied depending on the APL, as a period till before a next sub-field begins after a last sustain pulse (SUSPz) is supplied during the sustain period (SPD). By doing so, in case where two frames having the different brightness weighting values are alternatively arranged to increase the number of the gray level, the flicker caused by the inconsistent light-emitting centers is removed. That is, the second period (n2) is variably varied depending on the APL so as to coincide the light-emitting centers such that the flicker is removed thereby improving the brightness.

[0069] Describing this in detail, if the APL is at the low level during the sustain period (APD), the second period (n2) is shortened as the period till before the next sub-field begins after the last sustain pulse (SUSPz) is supplied, and if the APL is at the high level, the second period (n2) is lengthened. That

is, if the APL is at the low level, many sustain pulses are generated thereby causing much time to be relatively taken. Therefore, the second period (n2) is allowed to be short thereby secure the shortened time. To the contrary, if the APL is at the high level, the few sustain pulses are generated thereby causing little time to be relatively taken. Therefore, the second period (n2) can be lengthened. Accordingly, as the second period (n2) is varied depending on the APL, the sustain period is also varied to allow a length of each frame to be constant such that the interval of the vertical frame blank (VFB) period between the frames are constantly maintained thereby coinciding the light-emitting centers. That is, a variation of the address period (APD) of each of the sub-fields allows the periods during which the brightness of the n^{th} frame and the $(n+1)^{\text{th}}$ frame are expressed as in FIG. 10 to be identically set. Accordingly, since the flicker is removed, the brightness is improved. At this time, the second period (n2) of FIG. 9 has the characteristic of not varying the wall charge as in FIG. 11B even though the period of 100 μs is maintained.

10 [0070] At this time, any one of the first period (n1) or the second period (n2) can be variably varied to coincide the light-emitting centers. Or, the first period (n1) or the second period (n2) can be all variably varied to coincide the light-emitting centers.

[0071] FIG. 13 is a view illustrating a voltage waveform representing a driving method of a selective write and selective erase PDP according to a second embodiment of the present invention.

5 [0072] Referring to FIG. 13, one frame of the selective write and selective erase PDP is comprised of at least one selective write sub-field and at least one selective erase sub-field. At this time, the at least one selective write sub-field can be a selective write duration (SW6 and the like), and the at least one
10 selective erase sub-field can be a selective erase duration (SE1, SE2 and the like).

[0073] Further, the selective write sub-field is divided into a reset period (RPD), an address period (APD) and a sustain period (SPD), and the selective erase sub-field is divided into
15 an address period (APD) and a sustain period (SPD).

[0074] During the reset period (RPD) of the selective write sub-field, a set-down waveform ramp pulse (-RP) is sequentially supplied to scan electrode lines (Y) following a set-up waveform reset pulse (RP). The set-down waveform ramp pulse (-RP) drops
20 to a negative-polar (-) scan reference voltage (-Vw). Further, a positive-polar (+) direct-current voltage is supplied to sustain electrode lines (Z).

[0075] While the positive-polar (+) direct-current voltage is supplied to the sustain electrode lines (Z) during the address
25 period (APD) of the selective write sub-field, a negative-polar

(-) selective write scan pulse (SWSP) and a positive-polar (+) selective write data pulse (SWDP) are supplied to each of the scan electrode lines (Y) and the address electrode lines (X) to be synchronized with each other. At this time, a first period
5 (n11) of FIG. 13 is variably varied depending on an APL, as a period during which a scan voltage (Vsc) is continuously maintained after the scan pulse (SWSP) is applied during the address period (APD). By doing so, in case that a 60Hz mode is applied to a 50Hz mode, a flicker caused by inconsistent light-
0 emitting centers is removed. That is, the first period (n11) is variably varied depending on the APL to coincide the light-emitting centers such that the flicker is removed thereby improving brightness.

[0076] Describing this in detail, in order to solve a
5 drawback in which the flicker is caused thereby reducing the brightness in case that the 60Hz mode is applied to the 50Hz mode, the first period (n11) of FIG. 13 is variably varied depending on an APL, as the period during which the scan voltage (Vsc) is continuously maintained after the scan pulse (SWSP) is applied
20 during the address period (APD), such that the address period (APD) of each sub-field is lengthened to reduce a long vertical frame blank (VFB*) period as in FIG. 14A to a short vertical frame blank (VFB\$) period as in FIG. 14B. That is, the periods during which the brightness is expressed are identically set as
25 in FIG. 14B by varying the address period (APD) of each sub-field.

By doing so, in case that the 60Hz mode is applied to the 50Hz mode, the light-emitting centers coincide with one another such that the flicker is removed thereby improving the brightness. Herein, the first period (n11) is maintained during a different period depending on the APL as shown in FIG. 12.

[0077] Sustain pulses (SUSPy and SUSPz) are alternatively supplied to the scan electrode lines (Y) and the sustain electrode lines (Z) such that a sustain discharge is generated at a cell turned-on by the address discharge of the selective write sub-field during the sustain period (SPD) of the selective write sub-field. At this time, a second period (n12) of FIG. 13 is variably varied depending on the APL, as the period till before a next sub-field begins after the last sustain pulse (SUSPy) is supplied during the sustain period (SPD), such that the sustain period (SPD) of each sub-field is lengthened to reduce the long vertical frame blank (VFB*) period as in FIG. 14A to the short vertical frame blank (VFB\$) period as in FIG. 14B. By doing so, in case that the 60Hz mode is applied to the 50Hz mode, the light-emitting centers coincide with one another such that the flicker can be removed thereby improving the brightness. Herein, the second period (n12) is maintained during a different period depending on the APL as shown in FIG. 12.

[0078] The reset period (RPD) of the selective erase sub-field is omitted. During the address period (APD) of the selective erase sub-field, a negative-polar (-) selective erase

scan pulse (SESP) and a positive-polar (+) selective erase data pulse (SEDP) are supplied to each of the scan electrode lines (Y) and the address electrode lines (X) to be synchronized with each other. The selective erase scan pulse (SESP) drops to a negative-polar (-) selective erase scan voltage (V_e) higher than the negative-polar (-) scan reference voltage (V_w). At this time, a third period (n13) of FIG. 13 is variably varied depending on the APL, as a period during which the scan voltage (V_{sc}) is continuously maintained after the scan pulse (SESP) is applied during the address period (APD), such that the address period (APD) of each sub-field is lengthened to reduce the long vertical frame blank (VFB*) period as in FIG. 14A to the short vertical frame blank (VFB\$) period as in FIG. 14B. By doing so, in case that the 60Hz mode is applied to the 50Hz mode, the light-emitting centers coincide with one another such that the flicker can be removed thereby improving the brightness. Herein, the third period (n13) is maintained during a different period depending on the APL as shown in FIG. 12.

[0079] The sustain pulses (SUSPy and SUSPz) are alternatively supplied to the scan electrode lines (Y) and the sustain electrode lines (Z) such that the sustain discharge is generated at the cells not turned-off by the address discharge of the selective erase sub-field during the sustain period (SPD) of the selective erase sub-field. At this time, a fourth period (n14) of FIG. 13 is variably varied depending on the APL, as a period

till before the next sub-field begins after the last sustain pulse (SUSPz) is supplied during the sustain period (SPD), such that the sustain period (SPD) of each sub-field is lengthened to reduce the long vertical frame blank (VFB*) period as in FIG. 14A to the short vertical frame blank (VFB\$) period as in FIG. 14B. That is, the periods during which the brightness is expressed are identically set as in FIG. 14B by varying the sustain period (SPD) of each sub-field. By doing so, in case that the 60Hz mode is applied to the 50Hz mode, the light-emitting centers coincide with one another such that the flicker can be removed thereby improving the brightness. Herein, the fourth period (n14) is maintained during the different period depending on the APL as shown in FIG. 12.

[0080] At this time, at least one of the first to fourth periods (n1 to n4) is variably varied such that the light-emitting centers can coincide with one another.

[0081] As described above, in the driving method of the plasma display panel according to the present invention, the period between respective sub-fields or the period after the scan pulse during which the wall charge can be maintained without variation so as not to generate the erroneous discharge, are controlled depending on the APL such that the flicker can be removed thereby improving the picture quality.

[0082] Further, the flicker caused by a way in which at least two frames are alternatively used every vertical synchronous

signal to thereby increase the expression degree and the flicker caused by the 50Hz mode can be removed thereby improving the picture quality.

[0083] It will be apparent to those skilled in the art that
5 various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.